The use of asynchronous sequential circuits has brought many advantages to system development, given the following examples:
Other examples include: a asynchronous sequential system used for solving equations [1] , asynchronous processor [4] , Reed-Solomon error detector used in digital audio systems [5] , high performance divisor circuit [16] , infrared communications processor [3] , parallel processing router processor [2] . Although synchronous sequential systems are widely spread, there is a series of applications that deter their use:
 The circuit has input variables that can change at any given time and cannot be synchronized with the clock signal  If a system in complex enough and the time response of the logic elements is low, it can be hard to assure that the clock signal propagates simultaneous to all the flipflops  The applications has to be fast enough and the system cannot tolerate loss of time due to the clock wait states In such cases, the use of asynchronous sequential system is required. They are not synchronized by a general clock signal; when an input modifies, the state of the circuit may change almost instantaneously.
 All impulse inputs must have a minimum time period, in order to command flip-flops  The time interval between two successive impulses must be long enough for the system to respond accordingly.
DESIGN OF AN ASYNCHRONUS MACHINE
The architecture of a sequential system is illustrated in figure 1 . The "n" notation means current time variables and "n+1" means the time after the variable is changed. The " " notation refers to delay circuits. Binary arrays are defined as follows:
The system variables have the following dependencies: Y j,n+1 = f j (x p-1,n ; x p-2,n ; ... ; x 0,n ; y N-1,n ; y N-2,n ; ... y 0,n ) with 0 <= j <= N -1 and Z k,n+1 = g k (x p-1,n ; x p-2,n ; ... ; x 0,n ; y N-1,n ; y N-2,n ; ... y 0,n ) with 0 <= k <= q -1 The following notation is used: F= { f N-1 ,…, f 0 }; F= { g q-1 ,…, g 0 }
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Using the last two notations the Mealy machine can be represented by vector equations, figure 2 .
A Moore machine, figure 2 has the output vector dependent only on the state variables.
The following terms will be used next: 
ASYNCHRONOUS SEQUENTIAL SYSTEM SYNTHESIS USING ELEMENTARY LOGIC CIRCUITS
The synthesis of a sequential system is proposed as it follows. The system generates a impulse z after the low-high transition of the H signal, figure 3 . The following equations are deduced:
Because there must be a minimum delay between the y n and y n+1 variables, a RC circuit is used like the one in figure 5 .
Figure 5. RC circuit
The signal diagram is presented in figure 6 . The z signal duration in proportional to the RC constant of the circuit. The system implemented only with logic gates is presented in figure 7 . If we assume that the t pLH, t pHL periods are equal, a partial signal diagram is presented in figure 8 . The z signal duration is equal to t pLH, t pHL , so is unacceptable to command other circuits.
CONCLUSIONS
The design of asynchronous circuit is more difficult than the design of synchronous ones considering the propagation delay of signal trough elementary circuits. To simplify the analysis and the design of asynchronous systems, their operation is considered to be in fundamental mode. Operating in fundamental mode means that the input signals can change their state only if the circuit is in a stable state, meaning that no state variable is modifying. In fundamental mode all inputs are considered to be levels. Sometimes there is considered the impulse mode, where the inputs can provide impulses (level variations).
